(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 4 April 2002 (04.04.2002)

PCT

(10) International Publication Number WO 02/27795 A2

(51) International Patent Classification⁷: H01L 27/02

(21) International Application Number: PCT/US01/30307

(22) International Filing Date:

26 September 2001 (26.09.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/672,165 27 September

27 September 2000 (27.09.2000) US


- (71) Applicant (for all designated States except US): CONEX-ANT SYSTEMS, INC. [US/US]; 4311 Jamboree Road, E08-801, Newport Beach, CA 92660 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): LI, Xiaoming [CA/US]; 182 Stanford Court, Irvine, CA 92612-1634 (US). TENNYSON, Mark, R. [US/US]; 5 Green Holw,

Irvine, CA 92620-1283 (US). **WORLEY, Eugene, R.** [US/US]; 11 Bowditch, Irvine, CA 92620-3305 (US).

- (74) Agents: SKALE, Andrew, D. et al.; Brobeck, Phleger & Harrison, 12390 El Camino Real, San Diego, CA 92130 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: FULLY SYNTHESISABLE AND HIGHLY AREA EFFICIENT VERY LARGE SCALE INTEGRATION (VLSI) ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT



(57) Abstract: An electrostatic discharge (ESD) protection circuit comprises a P-channel field effect transistor (PFET), a buffer and a damping network to provide improved protection for an integrated circuit against high-voltage ESD pulses. The ESD protection circuit is capable of being fabricated with a reduced surface area layout to be fully synthesisable with the integrated circuit which it is designed to protect.



02/27795 A2

WO 02/27795 A2



Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Fully Synthesisable and Highly Area Efficient Very Large Scale Integration (VLSI) Electrostatic Discharge (ESD) Protection Circuit

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to electronic circuits, and more particularly, to circuits for protection against electrostatic discharge (ESD).

2. Background

5

10

15

20

25

In order to protect solid state integrated circuits against electrostatic discharge, a variety of protection circuits have been designed which absorb the of the electrostatic discharge, energy protecting the integrated circuits from damage resulting from the high voltage pulses of the electrostatic discharge. A conventional circuit for ESD protection typically occupies a large surface area in an integrated circuit chip because it has very large transistor components. For example, large N-channel field effect transistors (NFETs) have been implemented as clamps in conventional circuits for ESD protection to absorb the high voltage, short duration pulses of electrostatic discharge. However, because of the large size of the transistors, conventional circuits for ESD protection usually non-synthesisable with the integrated circuit which it is designed to protect. Furthermore, a conventional circuit for ESD protection with a large NFET clamp needs an N-well resistor connected to the

drain of the NFET. Variations of the N-well resistor values due to uncertainties in existing foundry processes may cause ESD failures in conventional circuits with large NFET clamps.

5

SUMMARY OF THE INVENTION

The present invention provides an electrostatic discharge (ESD) protection circuit, roughly comprising:

a P-channel field effect transistor (PFET) having a source capable of receiving a source voltage at a source input that is susceptible to electrostatic discharge, a drain that is grounded, and a gate capable of receiving either a high voltage to turn off the PFET or a low voltage to turn on the PFET;

15

10

a buffer connected to the gate of the PFET; and

a damping network connected to the buffer.

Advantageously, the ESD protection circuit in an embodiment according to the present invention is capable of providing improved protection against ESD failure for integrated circuits. Furthermore, the ESD protection circuit in an embodiment according to the present invention is highly area efficient and fully synthesisable with the integrated circuit which it is designed to protect from electrostatic discharge.

25

20

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be described with particular embodiments thereof, and references will be made to the drawings in which:

FIG. 1 shows a diagram of an embodiment of an electrostatic discharge (ESD) protection circuit;

FIG. 2 shows a diagram of another embodiment of the ESD protection circuit; and

FIG. 3 shows a diagram of yet another embodiment of the ESD protection circuit.

5

10

15

20

25

DETAILED DESCRIPTION

shows a diagram of an embodiment of a circuit for electrostatic discharge (ESD) protection, comprising a P-channel field effect transistor (PFET) 2, buffer 4 which comprises first and complementary metal oxide semiconductor (CMOS) inverters 6 and 8 connected together, and a damping network 10. The PFET 2 has a source 2a which is connected to a source input 12 to receive a source voltage V, a drain 2b that is grounded, and a gate 2c that is capable of receiving either a high voltage from the first CMOS inverter 6 to turn off the PFET 2 or a low voltage to turn on the PFET 2.

The source input 12 is susceptible to electrostatic discharge typically in the form of short duration, high voltage pulses. In the embodiment shown in FIG. 1, the source 2a of the PFET 2 is directly connected to the source input 12 without an intermediary resistor. In an embodiment, the PFET 2 has a relatively large device area when implemented on a semiconductor substrate to allow it to absorb the ESD pulses which may be carried to the source input 12. For example, in an

5

10

15

20

25

30

implementation in which the PFET 2 is designed to absorb a "human body model" ESD pulse, which is known to a person skilled in the art, the layout of the PFET 2 comprises six slices each comprising 48 PFET fingers, each of the fingers having a width of 11.4 μ m and a length of 0.35 μ m using existing 0.35 μ m process technology known to a person skilled in the art.

In the embodiment shown in FIG. 1, the first CMOS inverter 6 comprises a PFET 14 and an N-channel field effect transistor (NFET) 16. The source 14a of the PFET 14 is connected to the source input 12, and the source 16a of the NFET 16 is connected to ground. The drain 14b of the PFET 14 is connected to the drain 16b of the NFET 16 to form the output 18 of the first CMOS inverter 6. In the embodiment shown in FIG. 1, the output 18 of the first CMOS inverter 6 is connected to the gate 2c of the PFET 2.

The gate 14c of the PFET 14 and the gate 16c of the NFET 16 are connected together to form the input 20 to the first CMOS inverter 6. In the embodiment shown in FIG. 1, the second CMOS inverter 8 has substantially the same configuration as that of the first CMOS inverter 6. The second CMOS inverter 8 has an output 22 which is connected to the input 20 of the first CMOS inverter 6 input 24 which is connected to the damping an network 10. In the embodiment shown in FIG. 1, the second CMOS inverter 8 comprises a PFET 26 and an NFET The source 26a of the PFET 26 is connected to the source input 12, whereas the source 28a of the NFET 28 is connected to ground. The drain 26b of the PFET 26

and the drain 28b of the NFET 28 are connected together to form the output 22 of the second CMOS inverter 8. The gate 26c of the PFET 26 and the gate 28c of the NFET 28 are connected together to form the input 24 to the second CMOS inverter 8.

In the embodiment shown on FIG. 1, a high voltage at the input 24 of the second CMOS inverter 8 results in a high voltage at the output 18 of the first CMOS inverter 6, which turns off the PFET 2. Conversely, a low voltage at the input 24 of the second CMOS inverter 8 results in a low voltage at the output 18 of the first CMOS inverter 6, which turns on the PFET 2. The CMOS inverters 6 and 8 together form a buffer 4 which relays voltage signals from the input 24 of the second CMOS inverter 8 to the output 18 of the first CMOS inverter 6, but does not allow a current to flow between the input 24 and the output 18. Both the first CMOS inverter 6 and the second CMOS inverter 8 are biased by the source voltage V at the source input 12.

In the embodiment shown in FIG. 1, the damping network 10 comprises a resistor 30 having a first terminal 30a connected to the source input 12 and a second terminal 30b connected to the input 24 of the second CMOS inverter 8, and a capacitor 32 having a first terminal 32a connected to the input 24 of the second CMOS inverter 8 and a second terminal 32b connected to ground. The damping network 10 dissipates the energy of a high voltage ESD pulse which may be received at the source input 12. In the embodiment shown in FIG. 1, the damping network 10 and the buffer 4

formed by the two CMOS inverters 6 and 8 connected together perform the function of damping an electrostatic discharge which may be present at the source input 12.

5

10

15

FIG. 2 shows another embodiment of a circuit for ESD protection according to the present invention, which a buffer 34 comprising a single CMOS inverter 36 is connected to the PFET 2. In this embodiment, the CMOS inverter 36 comprises a PFET 38 and an NFET 40. The source 38a of the PFET 38 is connected to the source input 12, whereas the source 40a of the NFET 40 The drain 38b of the PFET 38 is connected to ground. connected to the drain 40b of the NFET 40 to form the output 42 of the CMOS inverter 36. The gate 38c of the PFET 38 and the gate 40c of the NFET 40 are connected together to form the input 44 of the CMOS inverter 36. A high voltage at the input 44 of the CMOS inverter 36 produces a low voltage at the output 42, which turns on the PFET 2. Conversely, a low voltage at the input 44 of the CMOS inverter 36 produces a high voltage at the

20

25

30

In the embodiment shown in FIG. 2, a damping network 46 which comprises a capacitor 48 and a resistor 50 is connected to the buffer 34. In this embodiment, the capacitor 48 has a first terminal 48a which is connected to the source input 12 and a second terminal 48b which is connected to the input 44 of the CMOS inverter 36. The resistor 50 has a first terminal 50a which is connected to the input 44 of the CMOS inverter 36 and a second terminal 50b which is connected to

output 42, which turns off the PFET 2.

6

ground. The damping network 46 and the buffer 34 together perform the function of damping an electrostatic discharge which may be present at the source input 12. The CMOS inverter 36 is biased by the source voltage V at the source input 12 and no current flows between the input 44 and the output 42 of the CMOS inverter 36.

FIG. 3 shows a circuit diagram of yet another embodiment in which only one PFET and one NFET are implemented for ESD protection. In this embodiment, the PFET 2 has a source 2a which is connected to the source input 12 carrying the bias voltage V, a drain 2b which is grounded, and a gate 2c which is connected to a buffer 52. In this embodiment, the buffer 52 comprises a resistor 54 and an NFET 56 connected together. The resistor 54 has a first terminal 54a which is connected to the source input 12 and a second terminal 54b which is connected to the gate 2c of the PFET 2. The source 56a of the NFET 56 is grounded while the drain 56b of the NFET 56 is connected to the gate 2c of the PFET 2 and the second terminal 54b of the resistor 54.

In the embodiment shown in FIG. 3, a damping network 58 which comprises a capacitor 60 and a resistor 62 is connected to the buffer 52. The capacitor 60 has a first terminal 60a which is connected to the source input 12 and a second terminal 60b which is connected to the gate 56c of the NFET 56. The resistor 62 has a first terminal 62a which is connected to the gate 56c of the NFET 56 and a second terminal 62b which is connected to ground. In this embodiment, the resistor 54 serves

5

10

15

20

as a pull-up resistor while the resistor 62 serves as a pull-down resistor. The resistors 54 and 62, the NFET 56 and the capacitor 60 together perform the function of damping an electrostatic discharge which may be present at the source input 12 of the circuit.

From the above description of the invention it is manifest that various equivalents can be used implement the concepts of the present invention without departing from its scope. Moreover, while the invention has been described with specific reference to certain embodiments, a person of ordinary skills in the art would recognize that changes can be made in form and detail without departing from the spirit and the scope of the invention. The described embodiments are to be considered in all respects as illustrative and not It should also be understood that the restrictive. invention is not limited to the particular embodiments described herein, but is capable of many equivalents, rearrangements, modifications, and substitutions without departing from the scope of the invention.

What is claimed is:

10

5

1. An electrostatic discharge (ESD) protection circuit, comprising:

a P-channel field effect transistor (PFET) having a source capable of receiving a source voltage at a source input that is susceptible to electrostatic discharge, a drain that is grounded, and a gate capable of receiving either a high voltage to turn off the PFET or a low voltage to turn on the PFET;

a buffer connected to the gate of the PFET; and a damping network connected to the buffer.

- 2. The circuit of claim 1, wherein the buffer comprises a first inverter biased by the source voltage and having an input and an output, the output of the first inverter connected to the gate of the PFET.
- 3. The circuit of claim 2, wherein the first inverter comprises:

a second PFET having a source connected to the source input, a drain, and a gate; and

a first N-channel field effect transistor (NFET) having a drain connected to the drain of the second PFET to form the output of the first inverter, a source that is grounded, and a gate connected to the gate of the second PFET to form the input of the first inverter.

- 4. The circuit of claim 2, wherein the damping network comprises:
- a capacitor connected between the input of the first inverter and the source input; and

a resistor having a first terminal connected to the input of the first inverter and a second terminal that is grounded.

5. The circuit of claim 2, wherein the buffer further comprises a second inverter biased by the source voltage and having an input and an output, the output of the second inverter connected to the input of the first inverter, the input of the second inverter connected to the damping network.

5

5

- 6. The circuit of claim 5, wherein the second inverter comprises:
- a third PFET having a source connected to the source input, a drain, and a gate; and
- a second NFET having a drain connected to the drain of the third PFET to form the output of the second inverter, a source that is grounded, and a gate connected to the gate of the third PFET to form the input of the second inverter.
- 7. The circuit of claim 5, wherein the damping network comprises:
- a resistor connected between the input of the second inverter and the source input; and
- a capacitor having a first terminal connected to the input of the second inverter and a second terminal that is grounded.
 - 8. The circuit of claim 1, wherein the buffer comprises:
 - a first resistor connected between the source input and the gate of the PFET; and

5 an NFET having a drain connected to the gate of the PFET, a source that is grounded, and a gate.

- 9. The circuit of claim 8, wherein the damping network comprises:
- a second resistor having a first terminal connected to the gate of the NFET and a second terminal that is grounded; and

5

5

- a capacitor connected between the source input and the gate of the NFET.
- 10. An electrostatic discharge (ESD) protection circuit, comprising:
- a P-channel field effect transistor (PFET) having a source capable of receiving a source voltage at a source input that is susceptible to electrostatic discharge, a drain that is grounded, and a gate capable of receiving either a high voltage to turn off the PFET or a low voltage to turn on the PFET;
- first and second inverters biased by the source input and each having an input and an output, the output of the first inverter connected to the gate of the PFET, the input of the first inverter connected to the output of the second inverter; and
- a damping network connected to the input of the 15 second inverter.
 - 11. The circuit of claim 10, wherein the first inverter comprises:
 - a second PFET having a source connected to the source input, a drain, and a gate; and

a first N-channel field effect transistor (NFET) having a drain connected to the drain of the second PFET to form the output of the first inverter, a source that is grounded, and a gate connected to the gate of the second PFET to form the input of the first inverter.

- 12. The circuit of claim 11, wherein the second inverter comprises:
- a third PFET having a source connected to the source input, a drain, and a gate; and
- a second NFET having a drain connected to the drain of the third PFET to form the output of the second inverter, a source that is grounded, and a gate connected to the gate of the third PFET to form the input of the second inverter.
 - 13. The circuit of claim 10, wherein the damping network comprises:
 - a resistor connected between the input of the second inverter and the source input; and
- a capacitor having a first terminal connected to the input of the second inverter and a second terminal that is grounded.
 - 14. An electrostatic discharge (ESD) protection circuit, comprising:
 - a P-channel field effect transistor (PFET) having a source capable of receiving a source voltage at a source input that is susceptible to electrostatic discharge, a drain that is grounded, and a gate capable of receiving either a high voltage to turn off the PFET or a low voltage to turn on the PFET; and

means for damping the electrostatic discharge at 10 the source input.

- 15. The circuit of claim 14, wherein the means for damping the electrostatic discharge comprises:
 - a buffer connected to the gate of the PFET; and
 - a damping network connected to the inverter.
- 16. The circuit of claim 15, wherein the buffer comprises a first complementary metal oxide semiconductor (CMOS) inverter biased by the source voltage and having an input and an output, the output of the first CMOS inverter connected to the gate of the PFET.


5


5

- 17. The circuit of claim 16, wherein the damping network comprises:
- a capacitor connected between the input of the first inverter and the source input; and
- a resistor having a first terminal connected to the input of the first inverter and a second terminal that is grounded.
 - 18. The circuit of claim 16, wherein the buffer further comprises a second CMOS inverter biased by the source voltage and having an input and an output, the output of the second CMOS inverter connected to the input of the first CMOS inverter, the input of the second CMOS inverter connected to the damping network.
 - 19. The circuit of claim 18, wherein the damping network comprises:

a resistor connected between the input of the second inverter and the source input; and

- a capacitor having a first terminal connected to the input of the second inverter and a second terminal that is grounded.
 - 20. The circuit of claim 14, wherein the means for damping the electrostatic discharge comprises:
- a first resistor connected between the source input and the gate of the PFET;
 - an NFET having a drain connected to the gate of the PFET, a source that is grounded, and a gate;
- a second resistor having a first terminal connected to the gate of the NFET and a second terminal that is grounded; and
 - a capacitor connected between the source input and the gate of the NFET.





(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 4 April 2002 (04.04.2002)

PCT

(10) International Publication Number WO 02/027795 A3

(51) International Patent Classification7: H01L 27/02

(21) International Application Number: PCT/US01/30307

(22) International Filing Date:

26 September 2001 (26.09.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/672,165 27 September 2000 (27.09.2000) US

(71) Applicant (for all designated States except US): CONEX-ANT SYSTEMS, INC. [US/US]; 4311 Jamboree Road, E08-801, Newport Beach, CA 92660 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): LI, Xiaoming [CA/US]; 182 Stanford Court, Irvine, CA 92612-1634 (US). TENNYSON, Mark, R. [US/US]; 5 Green Holw, Irvine, CA 92620-1283 (US). WORLEY, Eugene, R. [US/US]; 11 Bowditch, Irvine, CA 92620-3305 (US).


- (74) Agents: SKALE, Andrew, D. et al.; Brobeck, Phleger & Harrison, 12390 El Camino Real, San Diego, CA 92130 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: FULLY SYNTHESISABLE AND HIGHLY AREA EFFICIENT VERY LARGE SCALE INTEGRATION (VLSI) ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT



(57) Abstract: An electrostatic discharge (ESD) protection circuit comprises a P-channel field effect transistor (PFET), a buffer and a damping network to provide improved protection for an integrated circuit against high-voltage ESD pulses. The ESD protection circuit is capable of being fabricated with a reduced surface area layout to be fully synthesisable with the integrated circuit which it is designed to protect.



WO 02/027795 A3



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

 $\textbf{(88)} \ \ \textbf{Date of publication of the international search report:}$

10 October 2002

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L27/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 - H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

-7, 0-19 ,9,20 -4,8,9,
,9,20 -4,8,9,
-4,8,9,
-4,8,9,
4-17,20
-7, 0-13,
8,19

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.			
Special categories of cited documents: A' document defining the general state of the art which is not considered to be of particular relevance E' earlier document but published on or after the international	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention 			
filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or	cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
other means 'P' document published prior to the international filing date but later than the priority date claimed				
Date of the actual completion of the international search 2 August 2002	Date of mailing of the international search report 12/08/2002			
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Polesello, P			

INTERNATIONAL SEARCH REPORT

Interna Application No
PCT/US 01/30307

C (Continu		
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 956 219 A (MALONEY TIMOTHY J) 21 September 1999 (1999-09-21) figures 3,4 column 3, line 60 -column 6, line 26	1-20
A	column 3, line 60 -column 6, line 26 EP 0 694 969 A (ROCKWELL INTERNATIONAL CORP) 31 January 1996 (1996-01-31) figure 9 column 5, line 57 -column 6, line 26	1-20

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internation No
PCT/US 01/30307

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5907464	Α	25-05-1999	NONE		
US 5946177	Α	31-08-1999	NONE		
US 5956219	Α	21-09-1999	NONE		
EP 0694969	Α	31-01-1996	US EP JP	5440162 A 0694969 A2 8055958 A	08-08-1995 31-01-1996 27-02-1996